

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/701,557		11/06/2003	Hiroshi Yamamoto	8038-1049	9561		
466	7590	90 08/23/2005		EXAM	EXAMINER		
YOUNG &	& THOM	PSON	NGUYE	NGUYEN, HIEP			
745 SOUT 2ND FLOO		TREET		ART UNIT	PAPER NUMBER		
ARLINGTON, VA 22202				2816			
				DATE MAILED: 08/23/2005	DATE MAILED: 08/23/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application N		Applicant(s)				
			~.					
	Office Action Summer:	10/701,557		YAMAMOTO, HIROSHI				
	Office Action Summary	Examiner		Art Unit				
		Hiep Nguyen		2816				
Period fo	The MAILING DATE of this communication a or Reply	ppears on the cov	er sheet with the c	correspondence ac	idress			
THE - Exte after - If the - If NC - Failt Any	MAILING DATE OF THIS COMMUNICATION MAILING DATE OF THIS COMMUNICATION missions of time may be available under the provisions of 37 CFR of SIX (6) MONTHS from the mailing date of this communication, be period for reply specified above is less than thirty (30) days, a red period for reply is specified above, the maximum statutory period are to reply within the set or extended period for reply will, by staturely received by the Office later than three months after the mained patent term adjustment. See 37 CFR 1.704(b).	I. 136(a). In no event, ho eply within the statutory r d will apply and will expi ute, cause the application	wever, may a reply be tin ninimum of thirty (30) day re SIX (6) MONTHS from n to become ABANDONE	nely filed s will be considered time the mailing date of this o D (35 U.S.C. § 133).				
Status								
1)⊠	Responsive to communication(s) filed on 13	August 2005.						
2a)□	This action is FINAL . 2b)⊠ Th	nis action is non-fi	nal.					
3)[Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
5)	Claim(s) 3-8 is/are pending in the application 4a) Of the above claim(s) is/are withdown claim(s) is/are allowed. Claim(s) 3-8 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and	rawn from conside						
Applicat	ion Papers							
9)[The specification is objected to by the Exami	ner.						
10)[The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
11)	Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the		=		• •			
Priority (under 35 U.S.C. § 119							
12)□ a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure See the attached detailed Office action for a limit	ents have been recents have been recents documents eau (PCT Rule 17	ceived. ceived in Applicati have been receive .2(a)).	on No ed in this National	Stage			
Attachmer	nt(s)							
2)	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 er No(s)/Mail Date	₉₈₎ 5) [Interview Summary Paper No(s)/Mail Do Notice of Informal F Other: <u>attached pap</u>	ate Patent Application (PT	O-152)			

Application/Control Number: 10/701,557

Art Unit: 2816

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 3-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Elassaad et al. (US 2004/0257207A1) in view of Porterfield (US Pat. 6,588,001) and Kumamoto (US Pat. 4,695,748).

Regarding claim 3, figure 3 of Elassaad shows a semiconductor device comprising: a plurality of repeaters (Sopt), inserted in the transmission line to divide the signal transmission line into a plurality of divided signal lines. Figure 3 of Elassaad does not show that each repeater comprises two inverters and the first inverter is larger than the second inverter. However, it is old and well known to an artisan having skilled in the art that a buffer comprises two inverters and it can be used as repeater (see Porterfield, US Pat. 6,588,001; Fig. 2, col.1, lines 55-67). Figure 2 of Porterfield does not show that the first inverter (220) is larger than the second inverter (215). Figure 1 of Kumamoto teaches a repeater circuit comprising two inverters (6) and (9) where in, the first inverter (6) is larger than the second inverter (9) for providing a repeater that can detect the input voltage precisely at high speed (Abstract). Therefore, it would have been obvious to an artisan having skills in the art to replace the repeater of Porterfield with the repeater taught by Kumamoto for providing a repeater that can detect an input voltage precisely at high speed.

Regarding claim 4, it is inherent that the divided signal lines, the distances between the repeaters are longer than the distance between two inverters that form the repeater.

Regarding claims 5 and 6, the combination of Elassaad, Porterfield and Kumamoto shows a branch comprising another repeater (B, see attached paper) that includes a repeater, taught by Kumamoto, including two inverters, the first inverter having a current driveability

Application/Control Number: 10/701,557

Art Unit: 2816

larger than a current driveability of said second inverter. The input signal applied to the first inverter (A) is a clock signal.

Regarding claim 7, figures 3 and 6 of Elassaad show that the signal line has wire capacitance (Cw). The wire capacitance causes wire delay that is at least 7 times that of the driver (paragraph [0112]). Thus, the signal line has a higher capacitance than an input capacitance of the repeater.

Regarding claim 8, figures 3 and 6 of Elassaad show a semiconductor device comprising: first and second functional blocks, not shown, connected via a signal transmission line; plurality of repeaters (A, B) in the transmission line that divide the signal transmission line into plural divided signal lines, each of the divided signal lines having a higher capacitance than an input capacitance of a respective one of said repeaters connected thereto (paragraph [0112]). Figure 3 of Elassaad does not show that each repeater comprises two inverters and the first inverter is larger than the second inverter. However, it is old and well known to an artisan having skilled in the art that a buffer comprises two inverters and it can be used as repeater (see Porterfield, US Pat. 6,588,001; Fig. 2; col. 1, lines 55-67). Figure 2 of Porterfield does not show that the first inverter (220) is larger than the second inverter (215). Figure 1 of Kumamoto teaches a repeater circuit comprising two inverters (6) and (9) where in, the first inverter (6) is larger than the second inverter (9) for providing a repeater that can detect an input voltage precisely at high speed (Abstract). Therefore, it would have been obvious to an artisan having skills in the art to replace the repeater of Porterfield with the repeater taught by Kumamoto for providing a repeater that can detect an input voltage precisely at high speed.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hiep Nguyen whose telephone number is (571) 272-1752. The examiner can normally be reached on Monday to Friday from 7:30am to 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2816

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Hiep Nguyen

08-18-05

TUANT. LAM
PRIMARY EXAMINER




Fig. 3




Fig. 4